



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO.                                                       | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.          | CONFIRMATION NO. |
|-----------------------------------------------------------------------|-------------|----------------------|------------------------------|------------------|
| 10/561,552                                                            | 03/20/2006  | Hidetoshi Nishikawa  | 19415-005US1<br>PCT-04R-155/ | 9795             |
| 26211                                                                 | 7590        | 04/30/2007           | EXAMINER                     |                  |
| FISH & RICHARDSON P.C.<br>P.O. BOX 1022<br>MINNEAPOLIS, MN 55440-1022 |             |                      | TAN, VIBOL                   |                  |
|                                                                       |             |                      | ART UNIT                     | PAPER NUMBER     |
|                                                                       |             |                      | 2819                         |                  |
| SHORTENED STATUTORY PERIOD OF RESPONSE                                | MAIL DATE   | DELIVERY MODE        |                              |                  |
| 3 MONTHS                                                              | 04/30/2007  | PAPER                |                              |                  |

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

|                              |                        |                      |  |
|------------------------------|------------------------|----------------------|--|
| <b>Office Action Summary</b> | <b>Application No.</b> | <b>Applicant(s)</b>  |  |
|                              | 10/561,552             | NISHIKAWA, HIDETOSHI |  |
|                              | <b>Examiner</b>        | <b>Art Unit</b>      |  |
|                              | Vibol Tan              | 2819                 |  |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### **Status**

- 1) Responsive to communication(s) filed on 20 March 2006.
- 2a) This action is **FINAL**.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### **Disposition of Claims**

- 4) Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1 and 9-16 is/are rejected.
- 7) Claim(s) 2-8 is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### **Application Papers**

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### **Priority under 35 U.S.C. § 119**

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### **Attachment(s)**

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO/SB/08)  
 Paper No(s)/Mail Date 12/20/05/03/23/06.
- 4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application
- 6) Other: \_\_\_\_\_.

## DETAILED ACTION

### *Drawings*

1. Figures 9-12 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the transistor switch has different gate widths and different gate lengths; the light emitting device; and the plurality of light emitting devices must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate

changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claim 9 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 9, it is not clear how Applicant intended to connect the plurality of transistor switches between the output of the logic gate and the control electrode of the driver transistor because the claimed connection is not clearly depicted in any of the Figures. Please direct to the drawings for the claimed connection.

***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1, 9, 12-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Sakamoto (U.S. Pat. 6,320,407).

In claim 1 and 14, Sakamoto teaches in Figs. 1-4, a semiconductor integrated circuit device comprising an output buffer circuit (4a or 6) composed of a logic gate (103, 104) that receives data (signal sent from internal circuit 2) and a driver transistor (107) that receives, at a control electrode (M) thereof, an output from the logic gate (output from 103 and 104) and that is driven according to the output from the logic gate, wherein the logic gate (103,104) receives a selection control signal (one of 110-113 and 120-123 from 7) that varies magnitude of a composite resistance (resistance setting) of an on-state resistance of a transistor (103 or 104) constituting the logic gate, and has a resistance value switching transistor (inside 100 or 101) that can be switched on/off by the selection control signal (the one of 110-113 and 120-123 from 7), and wherein the resistance value switching transistor is switched on/off by the selection control signal to switch a rate of change of an output of the driver output transistor (inherent).

In claim 9, Sakamoto teaches all claimed features in Figs. 1-4, a semiconductor integrated circuit device comprising an output buffer circuit (4a or 6) composed of a logic gate (103, 104) that receives data (signal sent from internal circuit 2) and a driver transistor (107) that receives, at a control electrode (M) thereof, an output from the logic gate (from 103 and 104) and that is driven according to the output from the logic gate, wherein there are provided, within the output buffer circuit, a plurality of transistor switches (130-133 in 101 and 135-138 in 100) that have different on-state resistances (responsive to signals from 7), and wherein one of the plurality of transistor switches is

turned on to switch a rate of change (resistance value) of an output of the driver output transistor.

In claim 12, Sakamoto further teaches the semiconductor integrated circuit device according to claim 1 one of claim 1, wherein there are provided a plurality of said output buffer circuit (4a-4n).

In claim 13, Sakamoto further teaches the semiconductor integrated circuit device according to claim 1, wherein a drive current (drain current for 107) of the driver transistor is fed to a resistance connected (108), at one end thereof, to the driver transistor (107) of the output buffer circuit and receiving, at an other end thereof, a direct-current voltage (Vcc) applied thereto.

6. Claims 2-8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

7. Claims 10, 11, 15 and 16 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rexford Barnie can be reached on (571) 272-7492. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.



VIBOL TAN  
PRIMARY EXAMINER